<link>https://fantognazza.github.io/</link></image><item><title>Hardware Design and Implementation of Post-Quantum Cryptographic Algorithms: the case of NTRU, HQC and CROSS</h1> <article> <h1>Hardware Design and Implementation of Post-Quantum Cryptographic Algorithms: the case of NTRU, HQC and CROSS</h1> <p>Sat, 10 May 2025 00:00:00 +0000</p> </article> <article> <h1>An Efficient and Unified RTL Accelerator Design for HQC-128, HQC-192, and HQC-256</h1> <p>Wed, 01 Jan 2025 00:00:00 +0000</p>  </article> <article> <h1>High-Performance FPGA Accelerator for the Post-quantum Signature Scheme CROSS</h1> <p>Wed, 01 Jan 2025 00:00:00 +0000</p>  </article> <article> <h1>A Versatile and Unified HQC Hardware Accelerator</h1> <p>Fri, 08 Mar 2024 00:00:00 +0000</p> </article> <article> <h1>A High Efficiency Hardware Design for the Post-Quantum KEM HQC</h1> <p>Mon, 01 Jan 2024 00:00:00 +0000</p> </article> <article> <h1>Performance and Efficiency Exploration of Hardware Polynomial Multipliers for Post-Quantum Lattice-Based Cryptosystems</h1> <p>Mon, 01 Jan 2024 00:00:00 +0000</p> </article> <article> <h1>A Flexible ASIC-Oriented Design for a Full NTRU Accelerator</h1> <p>Sun, 01 Jan 2023 00:00:00 +0000</p> </article> <article> <h1>An Efficient Unified Architecture for Polynomial Multiplications in Lattice-Based Cryptoschemes</h1> <p>Sun, 01 Jan 2023 00:00:00 +0000</p> </article> <article> <h1>Metis: An Integrated Morphing Engine CPU to Protect Against Side Channel Attacks</h1> <p>Fri, 01 Jan 2021 00:00:00 +0000</p> </article> </main></body></html>